Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Coupling capacitance in Digital design

Status
Not open for further replies.
K

kaushikrvs

Member level 5
Joined
Jan 27, 2017
Messages
82
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
613
What is the purpose of capacitive coupling in digital design ? I have seen that the difference in arrival times in at various flops might be due to coupling capacitance or PVT variations ..... I need a little more clarity on this topic and will be helpful if some material regarding this is suggested ?
 

I am confused. Coupling capacitance is non-desired effect, it's not like we add it on purpose. Google signal integrity, crosstalk.

Wires couple to each other, and that can harm the cell timing as well as the interconnect timing. PVT variation is another subject, transistors can be faster or slower depending on process variation. Wires can be thicker, wider, leaner, whatever, also due to PVT. That will affect coupling, therefore affects timing.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top