+ Post New Thread
Results 1 to 6 of 6
  1. #1
    Newbie level 6
    Points: 170, Level: 2

    Join Date
    Mar 2017
    Posts
    12
    Helped
    0 / 0
    Points
    170
    Level
    2

    dynamic array in verilog

    hi everyone

    i want to create a dynamic array in verilog code

    e.g initially there is 255 slots in dynamic array and every slots contain 8 bit number. Now when first slots allocated to some user its size change and second slot numbers must go to ist slot and so on to remaining slots....how I can do it....Any website link, Any tutorial link..???

    •   Alt8th October 2017, 09:16

      advertising

        
       

  2. #2
    Advanced Member level 5
    Points: 34,548, Level: 45
    Achievements:
    7 years registered

    Join Date
    Jun 2010
    Posts
    6,332
    Helped
    1845 / 1845
    Points
    34,548
    Level
    45

    Re: dynamic array in verilog

    Verilog does not support dynamic arrays - and it would not be suitable for synthesis. How would you expect it to work on hardware?

    SystemVerilog supports them but for simulation only.

    - - - Updated - - -

    Verilog does not support dynamic arrays - and it would not be suitable for synthesis. How would you expect it to work on hardware?

    SystemVerilog supports them but for simulation only.


    1 members found this post helpful.

    •   Alt8th October 2017, 13:08

      advertising

        
       

  3. #3
    Newbie level 6
    Points: 170, Level: 2

    Join Date
    Mar 2017
    Posts
    12
    Helped
    0 / 0
    Points
    170
    Level
    2

    Re: dynamic array in verilog

    thanks for reply..any alternative of dynamic array in verilog.



    •   Alt8th October 2017, 16:09

      advertising

        
       

  4. #4
    Super Moderator
    Points: 234,699, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    40,547
    Helped
    12396 / 12396
    Points
    234,699
    Level
    100

    Re: dynamic array in verilog

    A synthesizable design will preferably emulate the intended dynamic array functionality in a fixed memory structure, e.g. block RAM.



  5. #5
    Advanced Member level 3
    Points: 5,778, Level: 18

    Join Date
    Dec 2011
    Location
    Fremont, CA, USA
    Posts
    725
    Helped
    331 / 331
    Points
    5,778
    Level
    18
    Blog Entries
    4

    Re: dynamic array in verilog

    Are you trying to create the functionality a dynamic memory in hardware, or is this just for simulation?
    Dave Rich
    Senior Verification Consultant
    Mentor Graphics Corporation



    •   Alt8th October 2017, 23:59

      advertising

        
       

  6. #6
    Newbie level 6
    Points: 170, Level: 2

    Join Date
    Mar 2017
    Posts
    12
    Helped
    0 / 0
    Points
    170
    Level
    2

    Re: dynamic array in verilog

    simulation purpose as well as hardware



--[[ ]]--