Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
that's a very simple answer to a very complicated question. if you compare a single 12-track cell to it's 9T equivalent, yes, then 12T is faster.
but you shouldn't do this analysis on a cell by cell basis, you need a whole circuit synthesized with both libraries to figure out where the best trade-off sits. remember that 12-track libs will also have a 12-track like device cap to load to. the optimal trade-off is not always clear. in recent technologies like finfet 16n, the ratio of device cap to interconnect cap is very different from old planar CMOS. 7T is much better than 9T, believe it or not.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
