Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Is there any control to set undriven signal externally before NCSIM elaboration?

Status
Not open for further replies.

Avi199

Newbie level 1
Joined
Feb 18, 2017
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
I want to control RTL's undriven signal's value through IES/NCSIM's(Cadence Simulator) runtime.

Is there any command line option/ tcl settings to control this?

Cadence tool : LEC can control this like below :

set undriven signal <value : 0/1/X/Z>



Cadence tool : GENUS can control this like below :

set_db hdl_unconnected_value <value : 0/1/X/Z>
 

Why isn't your test-bench driving all the input signals (which is the correct procedure)?

Alternatively it should be possible to FORCE an input signal to a fixed value; most simulators support this forcing. Look into your NCSIM docu guide for the equivalent command and use it as TCL.
 

Just make your testbench control it with whatever value needed.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top