Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

STM32F373 Higher DAC_OUT voltage with buffer ON

Status
Not open for further replies.
C

carpenter

Full Member level 6
Joined
Jul 25, 2012
Messages
353
Helped
22
Reputation
44
Reaction score
24
Trophy points
1,298
Activity points
4,467
I look to datasheet STM32F373
on page 101 in table Table 63. DAC characteristics I see

Higher DAC_OUT voltage with buffer ON Vdda-0,2 and in Condition corresponds to 12-bit input code
(0x0E0) to (0xF1C) at VREF+ = 3.6 V and (0x155) and (0xEAB) at VREF+ = 2.4 V

I do not understand it a little. I do not understand why it is for VREF+=2,4V Higher DAC_OUT=0xEAB
if Vref is 2,4V 2,4V/4096=0,5859375mV LSB 0xEAB*0,5859375mV =2.2V ,
Why? Ithing Vdda is 3,3V and 2,4V fulfills the condition Vdda-0,2
 

Hi,

I think it is because VDD has a valid range of 2.4V ... 3.6V.

with VDD = VRef = 2.4V the valid output range is 0.2V ... 2.2V, which is 0x155 ...0xEAB
with VDD = VRef = 3.6V the valid output range is 0.2V ... 3.4V, which is 0x0E0 ...0xF1C (indeed it should be 0x0E3 instead of 0x0E0)

Klaus
 

Thank you for the explanation.
however in that case there is a ST error.
It should be written there
It corresponds to 12-bit input code (0x0E0) to (0xF1C) at Vdda=VREF+ = 3.6 V for and (0x155) and (0xEAB) at Vdda=VREF+ =2.4 V and (0x155) and (0xFFE) at VREF+ =2.4 V and Vdda>=2.6V.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top