Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Not convinced this is true on any basis, let alone there
being a "why".
In my experience across numerous technologies, the P
device for equal reliability and equal L has a higher max
Vds. PMOS leakage "walks out" while NMOS "walks in"
from hot carrier type effects (which are usually the
limiter for Vds rating at short channel).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
