Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

duty cycle calculation

Status
Not open for further replies.
E

ecasha

Junior Member level 2
Joined
Feb 28, 2017
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
197
How to calculate duty cycle for this combinational logic shown in figure.I know it results in a combinational loop.But I am not getting how to calculate the Duty qn.jpgcycle for this.Please help out.
 

are you sure you want to calculate the duty cycle? ...
 

yeah,it was asked in interview queston
 

why? we cant calculate for the combinational loops?
 

Hi,

in worst case it stays in an intermediate sate.

***
If it oscillates:
Lets begin when the input recognizes a HIGH sate:
* delay until the output starts to fall
* fall time depends on load (mainly capacitance) and low_drive_strength
* then the input recognizes a LOW (depends on LOW_level_threshold)
* delay until the output starts to rise
* rise time depends on load (mainly capacitance) and high_drive_strength
* then the input recognizes a HIGH (depends on HIGH_level_threshold)
...repeating from the beginning

many other parameters influence this.

Klaus
 
  • Like
Reactions: ecasha

    E

    ecasha

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top