Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Minimization of Well-Proximity Effect

Status
Not open for further replies.

kvidhya

Newbie level 5
Joined
Jul 6, 2015
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
76
Can any one help how to Minimization of Well-Proximity Effect
as far as i know
1.by placing dummy's side in matching
2.**broken link removed**
 

Your PDK should have info on how different spacings effect VT. Dummy devices will likely provide enough spacing for you but.... will you ever use those dummy devices? Also, your DRC rules may have checks for WPE.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top