Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Timing simulations in vivado

Status
Not open for further replies.

rafimiet

Member level 5
Joined
May 21, 2015
Messages
94
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
2,364
I get the following timing report after implementing design for 10ns clock period
time.jpg
Does it simply mean that I have to increase the clock period? Or it means I have to make some input/output delay adjustments? I want to know what it means and how to rectify?
 

It means 69 paths did not make the 10 ns period the worst one was missing by 462 ps. i,e. 10.462 ns.

Depending on the issue it may be easy or hard to resolve the timing violation.
 

With such a small failure, you may get it to work simply by changing the seed.
But it may be worth investigating the cause of the failure (it could be that this is a good seed, and a new seed simply makes it worse).
 

Is there any relation between worst pulse width slack and clock period? I mean is period = 2*WPWS? Also I want your recommendations about the approach to fix the error for minimum possible clock period? Also how can we find the maximum frequency for the design in vivado? In ISE, it was easily available with the timing report.
 

The easiest way to fix the error is the modify the source code to increase pipelining. This will give the best increase in max frequency.
But you should already have a target frequency in mind, based on the throughput you require, or limitations from existing interfaces.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top