Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

BGR circuit stb analysis

Status
Not open for further replies.

akjyani

Newbie level 5
Joined
Aug 5, 2013
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,373
Hi all,

I am trying to do stability analysis for BGR (bandgap reference) circuit using iprobe in cadence virtuoso.
I am breaking the loop between opamp's output and gate of two PMOS transistors (as shown in attached fig).
when I am plotting loop gain and loop phase what I see is, loop phase is starting from 0 deg and then reaching to 90 deg (results are attached here). I have a doubt that generally loop phase should start from 180 deg to ensure negative feedback. I have attached the block diagram to explain how I am braking the loop and loop gain and phase results are also attached. When I see phase margin for this system I am getting around 85.3 deg.

Can somebody suggest why phase is starting from 0 deg not 180 deg ? Is this the correct method to do stb analysis for BGR? Any help will be appreciated.

Thanks in advance.

https://obrazki.elektroda.pl/9877215700_1505307702.png
https://obrazki.elektroda.pl/9272783800_1505307835.jpg
https://obrazki.elektroda.pl/4056930100_1505307846.jpg
https://obrazki.elektroda.pl/6579105700_1505307857.jpg
 

In this BGR circuit, You should determine where is the negative feedback loop, and then break the loop with iprobe. The position of breaking at the output of opamp is wrong, I think.

BRs
 

In this BGR circuit, You should determine where is the negative feedback loop, and then break the loop with iprobe. The position of breaking at the output of opamp is wrong, I think.

BRs

I think we need to take care of both the feedbacks, that is why I am breaking the loop from a common point and checking weather the total feedback is negative or not.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top