Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Question about the current of the CMOS switch

Status
Not open for further replies.

ZephyrL

Newbie level 1
Joined
Aug 2, 2017
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Macau
Activity points
10
P2.pngP1.png

Hello. I'm currently doing some work relate to BGV.

I'm trying to use the switch M10 to control the current flow from M1 to Q0.

However, when the switch from on to off and from off to on, the current is very large and it affect a lot.

I would like to know what can i do to reduce this effect.
 

A slower gate drive rise/fall time will make a shorter
(but wider) edge overshoot. Applying realistic loading
(C) will soak up some of the gate charge. Using no
larger than necessary switch devices cuts gate charge
proportionally. Driving the gate no further than necessary
also can cut gate charge injection.
 
Try a capacitor (MOSCAP) of ≈100fF in parallel to Q0 .
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top