Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
LVS is matched but warnings are coming in LVS.
Warnings: port name not valid for nestlisting
how to remove these warnings
Can these warnings be ignored?
Slashes in the top level port names indicate that the text labels/pins were not placed at the highest hierarchy level, as they should be - please check your layout for that.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.