Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Moved]: Digital phase locked loop

Status
Not open for further replies.

hanikapa

Member level 4
Joined
Feb 6, 2015
Messages
71
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
510
Hello,
I want to learn about digital phase locked loop design. As far as I search, there are implementation about it in some thesis or articles which explain their main blocks like TDC, DCO,... I understannd their concepts but I have problem about the interface to connect this blocks. for example when it shoes there are encoders at the output of TDC, how is the implementation for that or the implementation of the registers? Can annybody introduce me a good reference that explains with detail the DPLL?
Thannks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top