+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Newbie level 5
    Points: 104, Level: 1

    Join Date
    Aug 2017
    Posts
    10
    Helped
    0 / 0
    Points
    104
    Level
    1

    how to understand Xilinx CORDIC V6.0 atan input method

    Hi all,
    I am confused with giving input to the Xilinx CORDIC IP. My target is to use this IP to calculate atan function of 32 bit wide input and take output as 32 bit wide output. So I set configuration as follow. Click image for larger version. 

Name:	1.PNG 
Views:	6 
Size:	44.7 KB 
ID:	140570

    When instantiating IP, it is asked me to input 64 bit wide data. So in my test bench I gave input as 64 bit wide input by combining x axis coordinate and y axis coordinate. My input is

    x=0.625 => 00101 0000 00000 00000 0000 0000 00000
    y=0.5 => 0010 0000 0000 0000 0000 0000 0000 0000

    by combining these two,
    input = 0010 1000 0000 0000 0000 0000 0000 0000 0010 0000 0000 0000 0000 0000 0000 0000

    So my expected output is atan(0.5/0.625) = 0.6747409422 => 000.1 0101 1001 0111 0111 1010 0101 0001

    But my output from core is 0001 1100 1010 1100 0111 1100 0101 0111= 0.89605538360774

    I am confused with this output and If anyone can point me where I did wrong, it is very kind pf you. Thank You.

    •   Alt15th August 2017, 21:32

      advertising

        
       

  2. #2
    Super Moderator
    Points: 236,483, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    40,894
    Helped
    12499 / 12499
    Points
    236,483
    Level
    100

    Re: how to understand Xilinx CORDIC V6.0 atan input method

    Did try atan(0.625/0.5) ?


    1 members found this post helpful.

    •   Alt15th August 2017, 22:36

      advertising

        
       

  3. #3
    Newbie level 5
    Points: 104, Level: 1

    Join Date
    Aug 2017
    Posts
    10
    Helped
    0 / 0
    Points
    104
    Level
    1

    Re: how to understand Xilinx CORDIC V6.0 atan input method

    nothing to say. Thank you very much.

    - - - Updated - - -

    By the way, can you explain me this one too?
    When I configure IP core input width and output width to 10 bits, why instantiation template asks me to give input as 32 bits? And output data width will be also 16 bits? What is this extra 6 bits for?And why?
    Thank you.



    •   Alt16th August 2017, 06:30

      advertising

        
       

  4. #4
    Super Moderator
    Points: 236,483, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    40,894
    Helped
    12499 / 12499
    Points
    236,483
    Level
    100

    Re: how to understand Xilinx CORDIC V6.0 atan input method

    A Xilinx user should tell. I'm under the impression that you can choose input and output widths in the specified range when instantiating the core.



--[[ ]]--