Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to show Net names in Cadence Layout

Status
Not open for further replies.
B

bio_man

Full Member level 2
Joined
Mar 30, 2010
Messages
144
Helped
2
Reputation
4
Reaction score
4
Trophy points
1,298
Activity points
2,698
Hi,

I am using diva for doing LVS. It fails because of merged nets:

mergenet.out:
N /7
? Net /7 merged with /6


I tried to locate net#7 & 6 but I couldn't. So, how can I show the net names?
Also, is there any way that diva tool with LVS spots the error in the layout or schematic without going to the output file?
 

Does the graphical error display not have an option
to cycle through merged nets (same as "unmatched"
only, not)?

This usually means one schematic net that is broken
in two pieces in the layout.

In the extracted view (not layout) you can select
any polygon and query its properties and see a net
name. I believe you can select by name but syntax
has to be doped out, very fussy.
 
so, there is no way to display the net names on the layout?
 

The layout is dumb, does not know its own eventual
net assignments aside from instantiated pin polygons.
The extraction process makes all of that stuff up
otherwise, and the result is in the "extracted" view
(and derivatives).

So you have to look at both, the extracted view for
connectivity and the layout view for all of the "non-
interconnect features" (which are shed during the
extraction, having nothing really to do with it).
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top