+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Member level 3
    Points: 2,243, Level: 10

    Join Date
    Nov 2006
    Posts
    58
    Helped
    5 / 5
    Points
    2,243
    Level
    10

    FPGA interfacing ADC with sampling rate >150 Msps

    I am about to select an FPGA for a system in which there are two ADCs with sampling rate more than 150MHz.
    There are many choices for the FPGA model. I can use Altera or Xilinx.
    I want to select the best FPGA model for this purpose. I can select from (Altera) Cyclone 5, Arria 5 or (Xilinx) Artix or Kintex.
    I know that any of those can easily interface to that ADC, but I don't want just interfacing, but some data processing (Communication systems, correlation, some image processing, .....).
    The main system block is not yet done so I cannot just synthesize and check the timing. So my question is what do you recommend for such application?

    •   Alt31st July 2017, 08:53

      advertising

        
       

  2. #2
    Super Moderator
    Points: 48,925, Level: 54
    Awards:
    Most Frequent Poster

    Join Date
    Apr 2014
    Posts
    10,038
    Helped
    2400 / 2400
    Points
    48,925
    Level
    54

    Re: FPGA interfacing ADC with sampling rate >150 Msps

    Hi

    What interface, what ADC, how many ARC, are all the channels synchronized?
    Data processing is a wide range from simple offset or gain correction up to real time 3D processing. Only you know the specifications.How much RAM, how many and what operations....

    Klaus



    •   Alt31st July 2017, 10:14

      advertising

        
       

  3. #3
    Member level 2
    Points: 352, Level: 4

    Join Date
    Apr 2017
    Posts
    53
    Helped
    10 / 10
    Points
    352
    Level
    4

    Re: FPGA interfacing ADC with sampling rate >150 Msps

    I have an experience with the evaluation boards from Terasic: 'Cyclone V GX Starter Kit' and 'DCC AD/DA Data Conversion Card', although I haven't tried to run ADC at higher frequency that 150 MHz. Terasic/Altera provide some simple VHDL code to start with ADC/DAC. The ADC/DAC board is rather expensive, but you can download schematic and do your own daughter board (this one from Terasic is AC-coupled, so you may want to change this part of the design).



    •   Alt31st July 2017, 11:59

      advertising

        
       

  4. #4
    Member level 3
    Points: 2,243, Level: 10

    Join Date
    Nov 2006
    Posts
    58
    Helped
    5 / 5
    Points
    2,243
    Level
    10

    Re: FPGA interfacing ADC with sampling rate >150 Msps

    Thank you filip.amator

    I did not select the ADC chip yet. The expected interface is LVDS. All the channels are synchronized.
    For the RAM, I may need to add DDR3.
    I already made boards with ADC/DAC with FPGAs, but my question is about your recommendation if the sampling rate is more than 150 MHz. Which FPGA is a practical choice?



  5. #5
    Super Moderator
    Points: 234,773, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    40,569
    Helped
    12406 / 12406
    Points
    234,773
    Level
    100

    Re: FPGA interfacing ADC with sampling rate >150 Msps

    Any recent Altera, Xilinx, Lattice etc. FPGA can acquire serialized LVDS data. Performance differences probably matter beyond 600 Mbps LVDS data rate.

    DDR3 interface can be more challenging if you rely on write leveling support (required at least for DDR3 modules). It's only provided by some FPGA families.



--[[ ]]--