Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Using AMS pads on Virtuoso Layout L

Status
Not open for further replies.
W

Wheatley

Junior Member level 2
Joined
Mar 21, 2017
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
150
Hi,

I am trying to include AMS pads (process AMS C35B3C3) in my layout but I am getting the BAD_SUBSTR_SUBTAP_FLOAT_ERC error when running Assura DRC. Regarding the pins, I am using the PIN PAD layer and I am naming the power and ground pins "vdd3r!" and "gnd3r!", respectively.

Why am I getting this error?

Thanks in advanced!

Regards,

David.
 

How are these pads assigned their substrate connection?
Could be pin, could be property, one way or another the
connection must be made.
 

dick_freebird said:
How are these pads assigned their substrate connection?
Could be pin, could be property, one way or another the
connection must be made.
Click to expand...

The pad AGND3ALLP is connected to gnd! via the PIN PAD layer. This way, and with the connection of AVDD3ALLP, I assume that all the rest of the pads are correctly biased.
 

PAD pin would connect to the explicit pad opening, the signal
(maybe it is a ground in this case). But there may be protection
circuitry, guardrings etc. which have their own pins distinct from
the pad opening and one of which may need to be assigned the
substrate connection.

That, in the end, the two become electrically identical may not
be understood by ERC/SRC at the level you're working on.
 

dick_freebird said:
PAD pin would connect to the explicit pad opening, the signal
(maybe it is a ground in this case). But there may be protection
circuitry, guardrings etc. which have their own pins distinct from
the pad opening and one of which may need to be assigned the
substrate connection.

That, in the end, the two become electrically identical may not
be understood by ERC/SRC at the level you're working on.
Click to expand...

I do not understand how the AGND3ALLP pad could have other connections besides the pad opening.
 

You need to look at the guts. Standard cell I/Os
often carry "stuff" like distributed ESD clamp
elements, and any of those actives probably have
substrate terminals as a capacitive parasitics return,
if not an ohmic connection. Look at the symbol and
instance properties, the schematic view of the pad,
etc.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top