Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Comparator circuit clarification

Status
Not open for further replies.
E

electronicsman

Full Member level 5
Joined
May 4, 2012
Messages
291
Helped
11
Reputation
22
Reaction score
12
Trophy points
1,298
Activity points
3,737
If i give two analog signals to a comparator ic and suppose there is cross over between two voltages and in that state there is some noise or the voltages are toggling in that portion how comparator will handle? How to avoid such situations to get correct trigger?
 

Typically handled by built-in comparator hysteresis.

How to avoid such situations to get correct trigger?
Click to expand...
Getting "correct trigger" is a rather general requirement and must realized in a trade-off between hysteresis and sensitivity, based on noise level, bandwidth, signal rise-time and comparator speed. May be difficult in a particular case.
 

Some comparators have build in hysteresis.

You can always add your own with a feed back network, to the non inverting input of the comparator.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top