Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to run ac analysis on CML latch?

Status
Not open for further replies.

usuikazkou

Junior Member level 2
Joined
Oct 4, 2016
Messages
20
Helped
1
Reputation
2
Reaction score
0
Trophy points
1
Activity points
166
Hi guys, recently I tried to design a CML latch, do an AC analysis of CML latch is necessary? 1. No matter with or without inductor peaking, how to run the AC analysis?
2. Could common mode and swing of the data input and clock input the same?

Thank you.
I have read a lot of material, but I still don't know how to decide the variable and doing the simulation, I am using 45nm with 0.9 VDD.
 

Latches are not small signal continuous circuits and
you should get nothing useful out of such an analysis.

Do your work in the time (transient) domain.
 
Latches are not small signal continuous circuits and
you should get nothing useful out of such an analysis.

Do your work in the time (transient) domain.

thank you for your reply,
but how to choose the inductor if we only simulate in time domain?
 

You would run the logic string (not a single gate; you
need to optimize in context of normal input swing (so
buffer the front by a couple of layers) and output load
(so at least one and probably N=fanoutMax gates hung
on the back)) with a couple of different pulse trains
(like max clock freq, and min transition-density - an
inductor-peaked output is probably not good for static
logic) and look at the family of output pulse shapes
across the sensible range of inductor values. These
will be limited by how much chip area you want to
allocate (inductors are one of the chubbiest layout
elements) and what edge-rate / frequency you are
expecting to work at.
Pick the one that gives highest amplitude without any
duty cycle distortion. Eyeball will do. Then repeat at
corners (PVT) over a lesser grind-range to find the
sweet spot.
 
So I should run time domain with logic string?
thank you
 

Hi, after choosing of inductor parameter, how do I measure the bandwidth of latch? thank you
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top