Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Can a PMOS regulator realized with a CMOS process?

Status
Not open for further replies.

sys_eng

Full Member level 4
Joined
Aug 3, 2016
Messages
193
Helped
0
Reputation
2
Reaction score
1
Trophy points
18
Activity points
1,489
IMG_20170715_225759492.jpg
From the schematic, this regulator has both MOS and bipolar transistors.
Can this be realized using CMOS process?
I mean the MOS without the oxide layer would become a Bipolar transistor.
I think it can be done. What do you think using pure CMOS to realize voltage regulator design.
 

You'll review the design rules of the respective CMOS process. Some offer NPN transistors, others don't.
 

You'll review the design rules of the respective CMOS process. Some offer NPN transistors, others don't.
Huh? All CMOS process has Nmos and Pmos. And Nmos is NPN transistor.

Regulator has a power transistor that handles a lot of current, not sure if normal CMOS PMos transistor can handle.
 

Huh? All CMOS process has Nmos and Pmos. And Nmos is NPN transistor.
Not quite right. Instead of making us retell basic CMOS text book knowledge, why don't review it yourself?
 

... Nmos is NPN transistor.



Yes, a very very bad one. And can you assign a negative potential to the emitter in respect to the base = body substrate?

Or do you have NMOS transistors in a triple well process? Still very bad NPNs.
 

The BJTs are used only in the front end of the error amp
and many, many commercial CMOS LDOs do just fine with
MOS front ends. Might want a little attention to just what
the output does, when VIN is up and VREF is not - startup
had best not put out full VIN voltage, etc.
 

BJTs are used for the input differential amp because they have low offset voltages.
You could use all CMOS for the complete design but it may require a special process to get the NMOS differential stage offsets as low as desired.
 

BJTs are used for the input differential amp because they have low offset voltages.
You could use all CMOS for the complete design but it may require a special process to get the NMOS differential stage offsets as low as desired.

But what's the normal process tech to get both of them on at same time
 

An analog or mixed-signal BiCMOS technology. Common
in power management applications. Not nearly as cheap
as CMOS.

Until you know what your output accuracy requirements
are, and the matching attributes of your technology,
you don't know whether BJT matching suffices or is
overkill, or whether large MOS devices do well enough.
If you're really fussy then you will have to think about
trimming anyhow (and then care about BJT and MOS
device stability).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top