Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Minimum Area with Cadence Encounter

Status
Not open for further replies.

mcaduser

Newbie level 5
Joined
Jul 15, 2017
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
82
Is there a way in Cadence Encounter to iteratively optimize for the smallest dimensions that would perform the Place-and-Route without congestion?

I want to determine the smallest feasible area for the core and one way to do this is to manually try a certain floorplan dimension and if it works (no violations), then reduce the floorplan dimension and try again. Is there an automated way to do this? If not, please confirm whether this is the standard methodology for finding minimum area with Cadence Encounter.

I am using Synopsys Design Compiler for the synthesis.

thanks!
 

Is there a way in Cadence Encounter to iteratively optimize for the smallest dimensions that would perform the Place-and-Route without congestion?

I want to determine the smallest feasible area for the core and one way to do this is to manually try a certain floorplan dimension and if it works (no violations), then reduce the floorplan dimension and try again. Is there an automated way to do this? If not, please confirm whether this is the standard methodology for finding minimum area with Cadence Encounter.

I am using Synopsys Design Compiler for the synthesis.

thanks!

If such thing did exist, many of us wouldn't have jobs. A good designer is able to find a small (close to minimun) area within a few iterations.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top