+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Member level 4
    Points: 1,389, Level: 8

    Join Date
    Dec 2011
    Posts
    75
    Helped
    0 / 0
    Points
    1,389
    Level
    8

    TimeQuest analysis for pulse width

    For a design, I changed the number of inputs and the bit width of the numbers. So, the synthesized design becomes large or smaller depending on the input sizes. However, the logic is the same. For example, for 10 numbers, 10 registers are used while for 400 numbers, 400 registers are used.

    Using the timequest tool, I have noticed that the minimum pulse width (used for determining the clock period) and slack time are the same for large and small sizes. Is that normal? Since for big inputs, a larger area of the chip is used, I expect to see clock pulse differences.

    Maybe I missed something. Please let me know.

    •   Alt13th July 2017, 11:18

      advertising

        
       

  2. #2
    Advanced Member level 3
    Points: 4,490, Level: 15

    Join Date
    Apr 2016
    Posts
    939
    Helped
    173 / 173
    Points
    4,490
    Level
    15

    Re: TimeQuest analysis for pulse width

    Without knowing what the design actually is, no way to tell. Sounds like your design is really simple.
    Really, I am not Sam.



--[[ ]]--