Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Practical CPFSK receiver design

Status
Not open for further replies.

gct

Newbie level 1
Joined
Mar 19, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
I'm hoping someone can point me to a good resource on practical CPFSK receiver design. I understand the basics of the optimal receiver, but it's very computationally intensive. In particular I'm looking at building a software receiver for ETSI DMR. They use a 4-CPFSK with h=.27 I believe the pulse shaping function is 3 periods long, so I end up with a 12800 state trellis (ouch). I'm guessing someone's done better than that at this point, but haven't had any luck with the literature.

Additionally, if anyone knows, they apply a root-raised cosine to the frequency alphabet before generating the signal, to smooth out the phase profile. Generally when I see an RRC, I know I have to apply it at the receive too to minimize ISI. However, I'm not sure that applies here as we don't sample in the center of the symbol as with QPSK/BPSK, rather we have to apply a matched filter over the symbol interval, so I'm not 100% on what the benefit is.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top