Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

resources that talk about large signal noise and bias noise

Status
Not open for further replies.

learnkoua

Newbie level 3
Joined
Jun 26, 2017
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
22
Hello,

Can someone explain to me what large signal noise is? How does that translate into bias noise? I haven't been able to find any useful information on the topic from googling it.

Thanks
 

not sure what you mean. In a FET, when you hit the gate with a large signal, you can excite "Traps" at the edges of the depletion layer that temorarily store electrons, and later randomly release those electrons...adding to the phase noise. I remember a grad student thesis from UMASS Amherst in the USA on this effect from the '80s--the amount of noise added was gate bias dependent.

you can google traps, but here is one paper
https://www-isl.stanford.edu/~abbas/group/papers_and_pub/tcasii-1-f.pdf
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top