Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Standard cell placement in SoC Encounter

Status
Not open for further replies.
O

oAwad

Full Member level 2
Joined
Feb 15, 2017
Messages
136
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Activity points
1,312
Hello all,

How to instruct the P&R tool to place std cells on a larger area equally ? I want to duplicate my chip area but when I try to place the cells in the new chip dimensions, they're placed in half of the area while the other half is empty. Is there a way to re-distribute the cells to fill the chip area ?

I'm using SoC Encounter.
 

you can set the maximum density. the default is 98% if I am not mistaken. if you set it to something really low, cells will be spread more evenly.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top