Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Confusion regarding HI skew and LO skew gates.

Status
Not open for further replies.
S

sai_shashi

Junior Member level 3
Joined
Jan 20, 2017
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
240
HI there,
I am preparing for VLSI interviews. When i was studying on skewed gates i got this doubt that how downsizing the nMOS will favor the rising o/p transition and downsizing pMOS will favour falling o/p transition? I am really confused. Can someone please give me an intuitive understanding on this?

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top