Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Moved]: Time to digital converter design for DPLL

Status
Not open for further replies.

hanikapa

Member level 4
Joined
Feb 6, 2015
Messages
71
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
510
Hi,
I am new to digital PLL design. unfortunately I could not find and references that show the output of TDC during lockinng process of DPLL. If someone knows any reference to show the output of TDC in lock state of DPLL, please let me know.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top