Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Formality Verification Failed: RTL vs netlist

Status
Not open for further replies.

Johannah

Newbie level 6
Joined
Apr 11, 2017
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
102
Hello everyone,

I had run a formality test in my design. It has too many unverified points and also had some failing points. I look at my "check_design" report, it has no errors but there were a lot warnings. I attached the screenshot of my results both in formality and synthesis report. How can I eliminate these errors?
 

Attachments

  • rpt3.PNG
    rpt3.PNG
    132.1 KB · Views: 154
  • rpt2.PNG
    rpt2.PNG
    9 KB · Views: 149
  • rpt1.PNG
    rpt1.PNG
    24.6 KB · Views: 148

Can you capture your logs as text instead of screenshot images? Then place in formatted windows by creating code tags. (Include your netlist.) A reader might test your netlist in his own computer.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top