Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CMOS Fully Differential Amplifier offset voltage

Status
Not open for further replies.
M

marsargo

Newbie level 1
Joined
Jun 14, 2017
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
11
Hello,

Im currently designing a fully differential two stages opamp and focusing on the offset reduction. I have run montecarlo simulations and got a suggestion that i should use differential current sources between the first stage output and gnd to reduce te offset voltage . How can i simulate a differential current source in cadence ?
 

If you mean adding a cancelling difference current, that
would want some sense of the proper difference. That
might mean an autozero phase, or periodic chopping and
sampling.

It ought to be easy to create a bidirectional current
mirror set that can be steered. The question that is
trickier is, who's at the wheel?

If your question is how to simply emulate a differential
current source pair, just use 2 idc elements with
different params such as i=imaster*kbalance and
i=imaster*(1-kbalance) where you vary kbalance
between 0 and 1 (0.5 being center) for unidirectional
differential current; for bidirectional, add an offset.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top