+ Post New Thread
Results 1 to 7 of 7
  1. #1
    Newbie level 4
    Points: 166, Level: 2

    Join Date
    Apr 2017
    Posts
    7
    Helped
    0 / 0
    Points
    166
    Level
    2

    Synthesis: Check_Design Report too many warnings

    Hello everyone

    I have run DC. There were no error in my reports but there were a lot of warnings. I have attached some of the screenshots in my "check_design" report. Is this the reason why my formality test failed? If so, how can I reduced or eliminate the problem.

    •   Alt13th June 2017, 08:48

      advertising

        
       

  2. #2
    Advanced Member level 5
    Points: 19,616, Level: 33
    barry's Avatar
    Join Date
    Mar 2005
    Location
    California, USA
    Posts
    3,778
    Helped
    818 / 818
    Points
    19,616
    Level
    33

    Re: Synthesis: Check_Design Report too many warnings

    For one thing, it looks like you've got outputs connected to outputs. Not sure why that's only a warning and not an error. But I think you need to fix the problems that are causing the warnings if you don't want to see them...



    •   Alt13th June 2017, 17:38

      advertising

        
       

  3. #3
    Super Moderator
    Points: 27,784, Level: 40
    ads-ee's Avatar
    Join Date
    Sep 2013
    Location
    USA
    Posts
    6,350
    Helped
    1538 / 1538
    Points
    27,784
    Level
    40

    Re: Synthesis: Check_Design Report too many warnings

    barry I don't think the report is showing that outputs are shorted together.

    The report is saying you have an output port that is driven by a logic 1, i.e. the source of the output port is a logic 1.

    I also think there might be a connection problem on the alu_stat_wr[2] and alu_stat_wr[3] that needs to be looked at. Maybe the same statement is driving both ports.



    •   Alt13th June 2017, 18:56

      advertising

        
       

  4. #4
    Advanced Member level 4
    Points: 5,001, Level: 16

    Join Date
    Apr 2016
    Posts
    1,055
    Helped
    188 / 188
    Points
    5,001
    Level
    16

    Re: Synthesis: Check_Design Report too many warnings

    is this ASIC or FPGA? looks like you forgot to add tiehi/tielo cells to the design.
    Really, I am not Sam.



  5. #5
    Full Member level 3
    Points: 1,566, Level: 9

    Join Date
    May 2014
    Posts
    183
    Helped
    18 / 18
    Points
    1,566
    Level
    9

    Re: Synthesis: Check_Design Report too many warnings

    Also your debug probe, is it 1 bit size connected to a std_logic_vector? you may need to configure the tool



    •   Alt4th July 2017, 16:32

      advertising

        
       

  6. #6
    Advanced Member level 5
    Points: 35,007, Level: 45
    Achievements:
    7 years registered

    Join Date
    Jun 2010
    Posts
    6,414
    Helped
    1868 / 1868
    Points
    35,007
    Level
    45

    Re: Synthesis: Check_Design Report too many warnings

    Quote Originally Posted by wesleytaylor View Post
    Also your debug probe, is it 1 bit size connected to a std_logic_vector? you may need to configure the tool
    Im not sure where you see this - but this is not a problem. Often, 1 bit vectors come about when you have a component with a port sized by a generic (or it is generated code) and the size is set to 1.

    std_logic_vector(0 downto 0);



  7. #7
    Full Member level 3
    Points: 1,566, Level: 9

    Join Date
    May 2014
    Posts
    183
    Helped
    18 / 18
    Points
    1,566
    Level
    9

    Re: Synthesis: Check_Design Report too many warnings

    #6 I'm aware of that

    What it looked like was
    deb_0 <= sig1
    deb_0 <= sig2

    Because all the signals are on the same net.

    Whereas, what I'd expect would be.
    deb_0(0) <= sig1
    deb_0(1) <= sig2

    Anyway. I believe I misread the error messages earlier so the point is moot.



--[[ ]]--