Route 455: CLK Net may have excessive skew

**sonika111** · 12th June 2017, 15:58

While implementing designs such as counters I get warning such as Route 455: CLK Net may have excessive skew . I am not using any constraint file.

Can that be reason? In that case can I ignore this??

**barry** · 12th June 2017, 17:53

You may not be using a clock buffer, and that's causing the message. But why aren't you using a constraint? You may end up with a design that only runs at 60Hz.

Route 455: CLK Net may have excessive skew

Thread Tools

Search Thread

Route 455: CLK Net may have excessive skew

Re: Route 455: CLK Net may have excessive skew

Similar Threads

0 CLK pins and 3 NON_CLK failed to route using a CLK template problem (2)

I need some advice about excessive skew because in my UART TX code. (8)

error: :Route:455 - CLK Net:XLXI_29/divided_clock may have excessive skew because (0)

Xilinx 9.1i Warning Route:455 - CLK Net:u0/q<17> (1)

how to use 'clk' as a signal when clk skew is present? (0)