Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What will the issues be if buffering is done in clock path after PnR ?

Status
Not open for further replies.
K

kaushikrvs

Member level 5
Joined
Jan 27, 2017
Messages
82
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
613
What will be the issues if buffering is done in clock path after PnR ?

What will be the issues if buffering is done in clock path after PnR ?
 

Re: What will be the issues if buffering is done in clock path after PnR ?

kaushikrvs said:
What will be the issues if buffering is done in clock path after PnR ?
Click to expand...

This makes no sense. The order is place -> CTS -> route.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top