+ Post New Thread
Results 1 to 2 of 2
-
6th June 2017, 17:20 #1
- Join Date
- Apr 2017
- Posts
- 6
- Helped
- 0 / 0
- Points
- 79
- Level
- 1
[moved] Slice count on FPGA ?
There is a VHDL code which i synthesized for Xilinx Virtex-5 FPGA device. Now that is very small code which has 4-bit input and 4-bit output and it is purely combinational, no clk is used.
After synthesis i am getting the results which are as follows:
no. of LUTs - 4 which is understandable but no. of slices are used equal to 3.
Now, my question is that in virtex-5 a slice has 4 LUTs so if total 4 LUTs are utilizing then there should be only 1 slice but why it is showing 3 slices ??
-
6th June 2017, 17:20
-
6th June 2017, 17:47 #2
- Join Date
- Sep 2013
- Location
- USA
- Posts
- 6,551
- Helped
- 1584 / 1584
- Points
- 28,611
- Level
- 41
Re: [moved] Slice count on FPGA ?
no code, so can't see if there is something prohibiting the use of one slice.
Have you at least looked at the implemented results and how it partitioned the logic in a die view?
Most likely it was easier to place and route the 4 LUTs if not all placed in the same slice.
+ Post New Thread
Please login