Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Meaning of 'Macro depth'

Status
Not open for further replies.
circuit.maker

circuit.maker

Newbie level 2
Joined
Sep 14, 2016
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
While reading floorplan guidelines from Innovus User Guide, I came across the following:

"Assess different floorplan styles such as hard macro placement in periphery, island, or doughnut (periphery and island). Keep the macro depth at 1 to 2 for best CTS, optimization, and Design-for-test (DFT) results. If possible, consider different aspect ratios to accommodate a shallower macro depth."

What is meant by 'macro depth' in the above paragraph?
 

circuit.maker said:
While reading floorplan guidelines from Innovus User Guide, I came across the following:

"Assess different floorplan styles such as hard macro placement in periphery, island, or doughnut (periphery and island). Keep the macro depth at 1 to 2 for best CTS, optimization, and Design-for-test (DFT) results. If possible, consider different aspect ratios to accommodate a shallower macro depth."

What is meant by 'macro depth' in the above paragraph?
Click to expand...

If you have something like LOGIC MACRO LOGIC, depth is 1.
If you have something like LOGIC MACRO MACRO LOGIC, depth is 1.
If you have something like EDGE MACRO MACRO LOGIC, depth is 2.


It's just the number of macros that the router will have to go through before reaching the macro farthest away from standard cells.
 
I don't think I understand. Let's assume I have a squarish floorplan and all my macros are arranged on the periphery and the standard cells are concentrated in the center part. On one side of periphery I have some macros stacked by each other. Is it the distance from the standard cell core to each individual macro in the stack, the 'macro depth'? I've attached an illustration for the same.

macro_depth.png
 

circuit.maker said:
I don't think I understand. Let's assume I have a squarish floorplan and all my macros are arranged on the periphery and the standard cells are concentrated in the center part. On one side of periphery I have some macros stacked by each other. Is it the distance from the standard cell core to each individual macro in the stack, the 'macro depth'? I've attached an illustration for the same.

View attachment 139242
Click to expand...

Yes, that's correct.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top