Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Slice usage in XC2V1000-4FG456 FPGA

Status
Not open for further replies.

Sparc

Member level 5
Joined
Apr 11, 2005
Messages
90
Helped
16
Reputation
32
Reaction score
2
Trophy points
1,288
Location
out of reach..
Activity points
2,295
Hi all,
I have a small querry, it might be related to FPGA basics but i am unable to resolve it even after going thru a lot of docs. In a small module in VHDL, i am using shift -shl & shr as-
entity res is
port( x0 : IN integer;
x1 : IN integer range 0 to 31;
----
-----
end;

ARCHITECTURE shft of res IS
BEGIN
res_out <= conv_integer(
shl(conv_std_logic_vector(x0, 32),
conv_std_logic_vector(x1, 32) ))
when (Op = 0)
else conv_integer(
shr(conv_std_logic_vector(x0, 32),
conv_std_logic_vector(x1, 32) ))
;
END shft;

Now, my range of count i.e. is constrained from 0 to 31, but when i change
conv_std_logic_vector(x1, 32) to conv_std_logic_vector(x1, 5), the slice count increases from 165 to 178. Though the difference is slight but accordingly Slice usage should decrease. Plz correct me if i m wrong. I might be missing something.
My question is "Why is Slice count increased, coz on count=32 my range for x1 is still 0 to 31, and constaining count=5 range x1 0 to 31 is more defined?"
Thanks in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top