Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence Allegro: Same Net Spacing DRCerrors(Clearence)

Status
Not open for further replies.

def_rain

Newbie level 5
Joined
Oct 16, 2015
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
78
Hello.
In the photo the Shape "GND" and a CLine NET "GND". Shape overlapped the CLine NET. Without clearance from it. (fig.1)
Check enabled: setup - constraint - modes - Same net spacing (fig.2)
In ConstraintManager - SameNetSpacing - Line to Shape = 0.2mm (fig.3)
You can see DRC errors: "Line to Shape Same Net Spacing" (fig.4)

How to make an clearance of the CLine from the Shape, which belong to the same electrical circuit? As well as with the electrical circuit located to the right (+5V)

PS:
I can use Property Edit: Add "VOID_SAME_NET" for selected CLine.
But this method is an exception, for single lines.
I think there should be a global setting for this. Maybe ConstraintManager?
I need help.


Hello.
In the photo the Shape "GND" and a CLine NET "GND". Shape overlapped the CLine NET. Without clearance from it. (fig.1)

Check enabled: setup - constraint - modes - Same net spacing (fig.2)
In ConstraintManager - SameNetSpacing - Line to Shape = 0.2mm (fig.3)
You can see DRC errors: "Line to Shape Same Net Spacing" (fig.4)

How to make an clearance of the CLine from the Shape, which belong to the same electrical circuit? As well as with the electrical circuit located to the right (+5V)

PS:
I can use Property Edit: Add "VOID_SAME_NET" for selected CLine.
But this method is an exception, for single lines.
I think there should be a global setting for this. Maybe ConstraintManager?
I need help.

FIG.2


FIG.3


FIG.4
 

Hi, I think tool couldn't support that.
I drew a track 7.5 mils away from GND shape region and connected other end to GND shape directly. (Same net spacing between track to shape is 10 mils)
Now it's showing the drc error near the region of 7.5 mil like the same net spacing is less than 10 mil between track and shape. Same time it didn't show drc error for the alternate end of the track which is connected to shape directly.
 

If the components are well connected by copper pour, why you try to connect them again with a second CLINE ?? It's not logical.
Let them connected to GND over copper pour and if you need a CLINE ( GND ) connect one from a proper node.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top