Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Discrete Time System parallel realization/implementation

Status
Not open for further replies.

CksAdrian

Newbie level 2
Joined
May 24, 2017
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
9
1.jpg

Anyone can help me for the equation of second line of the diagram ?



https://obrazki.elektroda.pl/6873406200_1495614962.jpg
 

The top is just 5

The middle:
Consider left of the adder U and right of the delay Y:
right of the adder is zY, which must be U - 1/3Y so we have Y(z + 1/3) = U -> Y/U = 1/(z+1/3).
So the total middle transfer function is 3z^-1 / (1 + 1/3z^-1).

The bottom:
I believe you are correct (You can get this by looking at it as a DFII transposed structure)

Sum these all up and you have your transfer function.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top