Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Square Wave 80 - 120 MHz with adjustable duty cycle

Status
Not open for further replies.

CommonSorcerer

Newbie level 3
Joined
Apr 26, 2017
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
41
Hello,

I need to design a signal that is a square wave between 80-120 MHz that can have its duty cycle vary from 10-90%.

Initially, I was going with the LTC6905 to generate a 50% duty cycle, however, adjusting the duty cycle in a subsequent stage proved to be harder than just generating the appropriate waveform. I entertained the idea of using a 5th order chebyshev LP filter to get a sine wave and use a certain trigger level to set the duty cycle, but I can't find comparator IC's that work at such high frequencies.

I would like to adjust the frequency continuously (i.e. with a resistor) and have relatively coarse duty cycle steps (10% increments). I would also be fine with having discrete steps from a PLL. However, I have never used a PLL with a duty cycle other than 50%.

If anyone has some tips, or a suggestion for IC's that I can look into, it would be highly appreciated. Thank you for your time.

Kind Regards,
-Michael
 

Here's a trick: LVDS receivers are basically comparators. And they're very fast. So you might be able to use the comparator approach.

But, there definitely ARE high speed comparators available. They're more expensive, but more accurate. Look at linear technology, for example.
 
Last edited:

10 % duty cycle at 100 MHz means 1 ns pulse width and respectively shorter rise and fall times. Definitely beyond CMOS or TTL speed range. What's the intended signal level and output impedance?

LVDS or ECL are suitable IO-standards.
 

At those frequencies, having a perfect square wave is very difficult.
As a fact if you have ever seen an LVDS signals, you will see that they are trapezoidal.

At those frequencies board parasitics and transmission line effects also play a significant role.
 

At those frequencies, having a perfect square wave is very difficult.
As a fact if you have ever seen an LVDS signals, you will see that they are trapezoidal.

At those frequencies board parasitics and transmission line effects also play a significant role.

Yes, but with proper design he can get an imperfect square wave. The output rise/fall time of a 55LVDS32, for example, is about 0.6nS. I guess it depends on what the OP's end goal is...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top