Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think this can output VHDL/Verilog for timing diagrams https://www.syncad.com/waveform_translator.htm. There was also another program that was supposed to be able to produce testbenches for waveforms, but I can't recall what the software was called.
can your scope dump information into a file (CSV-like, maybe?) ? I would write a testbench that parses the scope output file and makes a simulation environment out of it.
can your scope dump information into a file (CSV-like, maybe?) ? I would write a testbench that parses the scope output file and makes a simulation environment out of it.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
