Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. Timing closure difficulty depends on the circuit and the timing specs. Increases in required clock speed will usually result in a harder to route design, but for a poor design, it may be difficult to route at any speed.
2. Pipelining should decrease the logic/distance between registers, hence making it easier to close on timing.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
