Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

running Aleegro 17.2

Status
Not open for further replies.
Z

zothman

Newbie level 3
Joined
Oct 30, 2014
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Brandon, FL
Activity points
17
as the attached shot shows; I am not getting voids around vias on other nets !!
Any one seen this before ?

Please help!

Thanks so much
MODERATOR ACTION: email address is removed
 

Attachments

  • no-voids to other nets.PNG
    no-voids to other nets.PNG
    41.1 KB · Views: 54
Last edited by a moderator:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top