vaah
Member level 3
Hello guys,
I want to replace the extracted transistors with a Verilog-A model in Eldo. I know ".Bind" command provides some options to do it. But the thing is that I am not sure how this command works for the extracted netlist!
I would greatly appreciate it if you could help me out with this.
Here is the netlist
_______________________________________________
.subckt AYKL VSS R[1] VDD L[1]
mXAYK_1/KSL VDD R[1] L[1] VSSI nch L=1.0e-06 W=6.0e-06
mXAYK_2/KSL VDD R[1] L[1] VSSI nch L=1.0e-06 W=6.0e-06
.ends
____________________________________________________
THANKS IN ADVANCE.
I want to replace the extracted transistors with a Verilog-A model in Eldo. I know ".Bind" command provides some options to do it. But the thing is that I am not sure how this command works for the extracted netlist!
I would greatly appreciate it if you could help me out with this.
Here is the netlist
_______________________________________________
.subckt AYKL VSS R[1] VDD L[1]
mXAYK_1/KSL VDD R[1] L[1] VSSI nch L=1.0e-06 W=6.0e-06
mXAYK_2/KSL VDD R[1] L[1] VSSI nch L=1.0e-06 W=6.0e-06
.ends
____________________________________________________
THANKS IN ADVANCE.