Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

error in printing parasitics in cadence virtuoso

Status
Not open for further replies.
Z

zyadzezo

Junior Member level 1
Joined
May 13, 2016
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
127
Hi
i am running transient analysis plus DC analysis and i want to know parasitics i choose print show parasitics
i get this error
*Error* hdbGetLibName: argument #1 should be a hierarchical database configuration object (type template = "h") - nil
whats the problem >>
thanks
 

Re: error in printing parasitices in cadence virtuoso

zyadzezo said:
Hi
i am running transient analysis plus DC analysis and i want to know parasitics i choose print show parasitics
i get this error
*Error* hdbGetLibName: argument #1 should be a hierarchical database configuration object (type template = "h") - nil
whats the problem >>
thanks
Click to expand...

Parasitics are not known by simulation, they are realated with layout and toology.
These component are extracted from layout by using proper Technology File and tool such as Assura, Calibre etc.
 

Re: error in printing parasitices in cadence virtuoso

Did you run an extraction on a layout view of your design? You need an extracted view of the layout to show its parasitics by backAnnotation into the schematic view.
 

Re: error in printing parasitices in cadence virtuoso

ahaa
oky i don't know that i am just doing schematic till now .
Thanks
 

Re: error in printing parasitices in cadence virtuoso

For that matter, you probably have to pass a clean LVS (w/
parasitics extracted and "refined") to get the mapping from
layout -> extracted -> schematic to assign the parasitics
properly.
 

Re: error in printing parasitices in cadence virtuoso

What do you mean under "i want to know parasitics"?
Parasitic extraction step (after having design LVS- and DRC-clean) will give you extracted netlist.
Post-layout circuit simulation, using that netlist, will take int account all the parasitics.
You can look into extracted netlist ("extracted view" - using parasitic prober in Virtuoso, or SPF/SPEF file - by inspecting this text file) to see the parasitic elements.
But there will be many of these R and C elements, and you need to use some other techniques if you want to make a sense out of that...

Max
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top