Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Adjusting clock skew for setup violation

Status
Not open for further replies.
I

identical

Member level 1
Joined
Feb 10, 2015
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
225
If the capture flop clock path is skewed so that it arrives late in order to meet setup , then are there any disadvantages of this? Will it or will it not make the next path hold critical (since launch flop for next path is delayed since launch flop for next path=Capture flop for current path).
 

There are disadvantages:

1) the next path may become setup critical (not hold, as you have mentioned)
2) this capture flop may become hold critical (from another launch flop)
3) even more, if you skewed clock for the givent launch-capture path in one PVT corner, it is possible that it will became critical in another PVT corner
 

oratie said:
There are disadvantages:

1) the next path may become setup critical (not hold, as you have mentioned)
2) this capture flop may become hold critical (from another launch flop)
3) even more, if you skewed clock for the givent launch-capture path in one PVT corner, it is possible that it will became critical in another PVT corner
Click to expand...

1 rarely happens, as both paths are to be analysed at the same time
2 happens frequently
3 multi mode multi corner analysis should take care of it for you so this is not a concern
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top