+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Newbie level 1
    Points: 25, Level: 1

    Join Date
    Apr 2017
    Posts
    2
    Helped
    0 / 0
    Points
    25
    Level
    1

    Correct BUMP Pitch to use

    Hi,
    I am working on TSMC 40nm.
    I need to use BUMP cells and I would like to get the right bump pitch to use.
    Inside the BUMP's documentation I read the following differences that determine the "Bump pitch":

    "On Silicon Dimension" and "Design Dimension"

    What Are these difference ?

    Thanks

    •   Alt21st April 2017, 09:11

      advertising

        
       

  2. #2
    Advanced Member level 3
    Points: 3,941, Level: 14

    Join Date
    Apr 2016
    Posts
    821
    Helped
    152 / 152
    Points
    3,941
    Level
    14

    Re: Correct BUMP Pitch to use

    BUMP pitch: you have to contact the foundry. Multiple pitches are possible, multiple bump sizes are possible. If you are in an MPW, this was probably already picked for you and cannot be changed.

    The difference is that silicon is sometimes shrunk when compared to design units. You draw 100nm, but with a 95% shrink, it will become 95nm on the real chip. This is really common when technologies become mature.
    Really, I am not Sam.



--[[ ]]--