Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pst layout delay calculation in cadence

Status
Not open for further replies.

ragramya75

Newbie level 3
Joined
Apr 2, 2017
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
29
hi
How to calculate delay after layout generation in cadence soc encounter. Is the arrival time in slack report can be considered as delay
Ram
 

Too confusing. I think you should study what setup time is, and how report_timing works.

And FWIW, don't use SoC Encounter. Innovus is around for sometime now.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top