Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Ringing in Gate Drive Transformer

Status
Not open for further replies.

boylesg

Advanced Member level 4
Joined
Jul 15, 2012
Messages
1,023
Helped
5
Reputation
10
Reaction score
6
Trophy points
1,318
Location
Epping, Victoria, Australia
Activity points
11,697
Schematic:
miniSSTCfnlsch.JPG

GDT: N30, 4 x AWG30 twisted tightly to form 3 wires, these were then twisted together to form a trifilar strand.
GDT.png

How would one apply an RC snubber to the above schematic. Increasing the value of R3 and R4 is suggested but if I increase the value too much then it will reduce the current into the FET gates significantly.

Ringing on GDT primary (scale 1uS)
GateSeondary2.png

Ringing on GDT secondaries (scale 1uS)
GateSeondary1.pngGatePrimary.png
 

You only need to worry about gate current during turn-on. If you were to increase the resistor to 100 ohms with an input capacitance of 5200pF you would still only have a turn on time of about 520 nS. If this is too much you could back off, but I think you need more than your 5 ohms.
 

What's your question actually?

The trifilar winding will give low leakage inductance, but on the other hand large inter-winding capacitance, likely to cause problems.
 

What's your question actually?

The trifilar winding will give low leakage inductance, but on the other hand large inter-winding capacitance, likely to cause problems.
The question is what is the best way to get rid of the voltage spikes on the square wave edges without increasing the turn on time of the FETs.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top