Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Convolution code + turbo code

Status
Not open for further replies.

Guruditya Sinha

Junior Member level 2
Joined
Jan 11, 2011
Messages
24
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,473
Hi,

I have the following queries:

1) Wanted to know if convolution coding and turbo coding can be implemented in a sequence.
2) What is the effort required to bypass an generic convolution code implementation on an FPGA? My current scenario is that I want to choose during field usage, the data in both coded and uncoded form.

Thanks..
 

2) What is the effort required to bypass an generic convolution code implementation on an FPGA? My current scenario is that I want to choose during field usage, the data in both coded and uncoded form.

Thanks..

Could be as easy as a mux. Or if you need it to be a seamless switch, then it gets more complicated as you'll need to start the bypass on some boundary and then match the pipeline delay of the convolution code so you can switch the bypass in seamlessly.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top