Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Does clock latency always have to be reduced

Status
Not open for further replies.

identical

Member level 1
Joined
Feb 10, 2015
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
225
Does the source latency (Not the network) have to be reduced in all designs or are there any cases where higher source latency actually happens to be good for the design.
 

It is better to be as short as possible, to reduce the power consumption with less cell.
In practical design, clock devider modules usually placed near the PLL output.
Lenthening the clock source delay is rarely found.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top