+ Post New Thread
Results 1 to 6 of 6
-
13th April 2017, 05:20 #1
- Join Date
- Aug 2016
- Posts
- 30
- Helped
- 0 / 0
- Points
- 403
- Level
- 4
unable to solve the congestion - design route failing
Xilinx fpga ultrascale vivado 2016.2
The design is utilizing 80% of the device and earlier it used to route with =synthesis stratagy - flow alternate routability & congestoion spread logic high for implementation
now I had to create a small 4 bit counter in the top module and the design is not routing.
I tried multiple times and the result is same ( although the set up , hold and no. of overlap nodes does change with every run. )
I cannot reduce the logic anymore, please suggest some way to get a clean bitfile.
Thanks
-
13th April 2017, 05:20
-
13th April 2017, 06:42 #2
- Join Date
- Mar 2005
- Location
- California, USA
- Posts
- 3,918
- Helped
- 844 / 844
- Points
- 20,317
- Level
- 34
Re: unable to solve the congestion - design route failing
Have you tried playing with your constraints? Tried all the different synthesis and par strategies? What's your speed?
-
13th April 2017, 06:42
-
13th April 2017, 07:36 #3
- Join Date
- Aug 2016
- Posts
- 30
- Helped
- 0 / 0
- Points
- 403
- Level
- 4
Re: unable to solve the congestion - design route failing
Hi Barry,
The speed is 20 MHz
I have some Multicycle path constraints. Do you mean area constraints? I havn't put any area constraints.
Will try all synthesis and par strategies . Thanks.
-
13th April 2017, 07:36
-
13th April 2017, 08:17 #4
- Join Date
- Jun 2010
- Posts
- 6,562
- Helped
- 1913 / 1913
- Points
- 35,860
- Level
- 46
Re: unable to solve the congestion - design route failing
20mhz? And you're struggling to route in an ultras ale? This suggests you have done really long and large combinatorial paths. It sounds like you really need to pipeline your design.
-
13th April 2017, 08:43 #5
- Join Date
- Aug 2016
- Posts
- 30
- Helped
- 0 / 0
- Points
- 403
- Level
- 4
Re: unable to solve the congestion - design route failing
@Tricky,
I Agree, loo much combinatorial, as the rtl was meant for ASIC . cant do much on that front. I mean cant pipeline.
Also the device utilization has gone up to 82% on this Stacked silicon device
-
13th April 2017, 08:43
-
13th April 2017, 13:39 #6
- Join Date
- Nov 2009
- Location
- United States
- Posts
- 237
- Helped
- 68 / 68
- Points
- 2,774
- Level
- 12
Re: unable to solve the congestion - design route failing
Have you many wide/long buses within the design? If it is only 20MHz maybe you can replace a parallel bus with a serial one? I haven't had to resort to this in my designs (yet), but this general concept may be of some use:
http://electronicdesign.com/eda/usin...e-fpga-routing
+ Post New Thread
Please login